

FIG. 1




FIG. 2

FIG. 3





FIG. 4








FIG. 6








FIG. 10




FIG. 11






FIG. 12










FIG. 15



17/21 21⁰j WRITE_ENABLE 518 WRITE ADDRESS 516 1450 206 1450j 1702 PACKET INSERTION MODULE 1704 508_M* 1708 508_{2} 508, CPU_ALMOST_FULL NEW_PACKET 1408 QUEUE FULL 526 ~ READ_ADDRESS 1793j 514_{M*} 1714 528 QUEUE CONTROLLER 1710 ALMOST_FULL 208 5142 514, 1795 $\overline{\mathbf{G}}$ $\overline{\Theta}$ UPDATE 529j~ 1712 -REQUEST 503j -GRANT 511 POINTER 1794 GRANT_ENABLE 515 (D) PRIORITY 507 202 1792 SLOT 1D MUX **→** $50\overline{5}$ -1791 592 ABASE ADDRESS 582 PROCESSING MODULE 570 PACKET FORWARDING DECODER 580 MODULE 590 ADDRESS REQUEST 260

FIG. 17A

FIG. 17B






FIG. 18

20/21

FIG. 19




FIG. 20